

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,883	06/26/2003	Steven C. Avanzino	F0361.C1.D1	7845
22898 7	7590 01/24/2005		EXAMINER	
THE LAW OFFICES OF MIKIO ISHIMARU 1110 SUNNYVALE-SARATOGA ROAD			SMOOT, STEPHEN W	
SUITE A1		ART UNIT	PAPER NUMBER	
SUNNYVALE, CA 94087			2813	

DATE MAILED: 01/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	O		
Advisory Action	10/608,883	AVANZINO ET AL.			
navious name	Examiner	Art Unit			
	Stephen W. Smoot	2813			
The MAILING DATE of this communication appe	ars on the cover sheet with the c	correspondence add	ress		
THE REPLY FILED 09 January 2005 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE. Therefore, further action by the applicant is required to avoid abandonment of this application. A proper reply to a final rejection under 37 CFR 1.113 may only be either: (1) a timely filed amendment which places the application in condition for allowance; (2) a timely filed Notice of Appeal (with appeal fee); or (3) a timely filed Request for Continued Examination (RCE) in compliance with 37 CFR 1.114.					
PERIOD FOR RE	<u>:PLY</u> [check either a) or b)]				
a) The period for reply expiresmonths from the mailing date of the final rejection. b) The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection. ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
1. A Notice of Appeal was filed on Appellant's Brief must be filed within the period set forth in 37 CFR 1.192(a), or any extension thereof (37 CFR 1.191(d)), to avoid dismissal of the appeal.					
2. The proposed amendment(s) will not be entered because:					
(a) \(\square\) they raise new issues that would require furth	er consideration and/or search ((see NOTE below);			
(b) they raise the issue of new matter (see Note	pelow);		•		
(c) they are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or					
(d) they present additional claims without canceling a corresponding number of finally rejected claims.NOTE: .					
3. Applicant's reply has overcome the following reject	ction(s):				
 Newly proposed or amended claim(s) would canceling the non-allowable claim(s). 	be allowable if submitted in a s	separate, timely file	d amendment		
5. ☐ The a) ☐ affidavit, b) ☐ exhibit, or c) ☐ request for reconsideration has been considered but does NOT place the application in condition for allowance because: See Continuation Sheet.					
6. The affidavit or exhibit will NOT be considered be raised by the Examiner in the final rejection.	cause it is not directed SOLELY	to issues which we	ere newly		
7. For purposes of Appeal, the proposed amendmen explanation of how the new or amended claims w			and an		
The status of the claim(s) is (or will be) as follows:					
Claim(s) allowed: <i>None</i> .					
Claim(s) objected to: None					
Claim(s) rejected: <u>11-18</u> .					
Claim(s) withdrawn from consideration: <i>None</i> .					
8. The drawing correction filed on is a) approved or b) disapproved by the Examiner.					
9 Note the attached Information Disclosure Statement(s)(PTO-1449) Paner No(s)					
10. Other:	Stephen D Patent Ex	J. Smoo	t		
	Patent Ex	aminer/A	42813		

Continuation of 5. does NOT place the application in condition for allowance because:

The applicant argues that Passemard lacks the disclosure of changing SiOCH into SiCH to form the SiCH layer. Regardless of whether or not the applicant's claims 11, 15 particularly point out this feature, this is a product-by-process limitation. Per MPEP section 2113, a patentability determination of product-by-process claims is based on the structure implied by the process. Accordingly, the SiCH layer of Passemard appears to be substantially identical to the applicant's as claimed SiCH barrier dielectric material (see claims 13, 17) and the burden shifts to the applicant to show that they are not.

Also, regarding the combination of Passemard and Ito, the applicant argues that Passemard teaches away from Ito by teaching that a seed layer is not required. However, the disclosure of Passemard is silent regarding a seed layer and merely describes filling a hole with copper using broad terminology (as pointed out by the applicant, the copper filling is descibed by Passemard in paragraph [0031]). The method taught by Ito of depositing a copper seed layer by sputtering and then plating copper on the copper seed layer (see column 5, lines 27-36) is one way to fill holes with copper. Accordingly, the combination of Passemard and Ito incorporates this copper plating method, as taught by Ito, for filling the holes of Passemard.

Further, regarding the combination of Passemard and Ito, the applicant argues that neither reference provides motivation for combining. However, Ito provides motivation by recognizing that with the use of a copper seed layer, the problem of copper peeling is eliminated, thereby improving semiconductor device yield (see column 9, lines 51-65).